


[illegible]

FIGURE 1.1A

00507-40256550

200 11-99 07-13A David L. Stewart

703 441-2025

P.O.





FIGURE 1.1B






FIGURE 1.2 B

Handwritten notes in the right margin:

- 100
- 100.1
- 100.2
- 100.3
- 100.4
- 100.5
- 100.6
- 100.7
- 100.8
- 100.9
- 100.10
- 100.11
- 100.12
- 100.13
- 100.14
- 100.15
- 100.16
- 100.17
- 100.18
- 100.19
- 100.20
- 100.21
- 100.22
- 100.23
- 100.24
- 100.25
- 100.26
- 100.27
- 100.28
- 100.29
- 100.30
- 100.31
- 100.32
- 100.33
- 100.34
- 100.35
- 100.36
- 100.37
- 100.38
- 100.39
- 100.40
- 100.41
- 100.42
- 100.43
- 100.44
- 100.45
- 100.46
- 100.47
- 100.48
- 100.49
- 100.50
- 100.51
- 100.52
- 100.53
- 100.54
- 100.55
- 100.56
- 100.57
- 100.58
- 100.59
- 100.60
- 100.61
- 100.62
- 100.63
- 100.64
- 100.65
- 100.66
- 100.67
- 100.68
- 100.69
- 100.70
- 100.71
- 100.72
- 100.73
- 100.74
- 100.75
- 100.76
- 100.77
- 100.78
- 100.79
- 100.80
- 100.81
- 100.82
- 100.83
- 100.84
- 100.85
- 100.86
- 100.87
- 100.88
- 100.89
- 100.90
- 100.91
- 100.92
- 100.93
- 100.94
- 100.95
- 100.96
- 100.97
- 100.98
- 100.99
- 100.100

00520T-1056960




Fig 1.2c




Figure 1.3




Figure 1.4

005207-10456960

DIGITAL BLOCK DIAGRAM




FIG. 2.3

FIGURE 1.5A

DIGITAL BLOCK DIAGRAM




FIG. 2.3

FIGURE 1:5B




FIGURE 1.6A




FIGURE 1.6B




FIGURE 2.0




FIGURE 2.1

$$V_{IN} = \text{CONSTANT}$$

$$V_{OUT} > V_X$$




FIGURE 2.2

$$V_{IN} = \text{CONSTANT}$$

$$V_{OUT} < V_X$$




FIGURE 2.3

005207-102500




FIGURE 2.4




FIGURE 2.5

005607-10.56560

FIGURE 2.6




FIGURE 2.7





FIGURE 2.8



MULTIPLIER ARCHITECTURE



Multiplication

Table 2: Encoding Scheme Proposed

A_{i+1}	A_i	Operation
0	0	$R_i = R_{i-1}/4$
0	1	$R_i = (R_{i-1} + B)/4$
1	0	$R_i = (R_{i-1} + 2B)/4$
1	1	$R_i = (R_{i-1} + 3B)/4$

FIGURE 3.2
(PRIOR ART)

Table 3: Carry Propagate Encoding Scheme

C_{in}	A_{i+1}	A_i	Operation	C_{out}
0	0	0	$R_i = R_{i-1}/4$	0
0	0	1	$R_i = (R_{i-1} + B)/4$	0
0	1	0	$R_i = (R_{i-1} + 2B)/4$	0
0	1	1	$R_i = (R_{i-1} - B)/4$	1
1	0	0	$R_i = (R_{i-1} + B)/4$	0
1	0	1	$R_i = (R_{i-1} + 2B)/4$	0
1	1	0	$R_i = (R_{i-1} - B)/4$	0
1	1	1	$R_i = (R_{i-1})/4$	1

FIGURE 3.3
(PRIOR ART)

Multiplication

FIGURE 3.4

Example 1

A=2, B=3 B=0101

A=000010

VVV

20

0

0

0

0

1

111010

110000

110000

110000

110000

Example 2

A=3, B=3 B=0101

A=111110

VVV

20

0

0

0

0

1

111010

110000

110000

110000

110000

FIGURE 3.5

005207-10256360




FIGURE 4.1

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
0	ARA	CS1	CS0	R/W	RSB2	RSB1	RSB0

BIT	NAME	VALUE	FUNCTION
D7	Command Bit, C	0	Must be logic 0 for these commands.
		1	These commands are invalid if this bit is logic 1.
D6	Access Registers as Arrays, ARA	0	Ignore this function.
		1	Access the respective registers, offset, gain, or channel-setup, as an array of registers. The particular registers accessed are determined by the RS bits. The registers are accessed MSB first with physical channel 0 accessed first followed by physical channel 1 next and so forth.
D5-D4	Channel Select Bits, CS1-CS0	00	CS1-CS0 provide the address of one of the two (four for CS5533/34) physical input channels. These bits are also used to access the calibration registers associated with the respective physical input channel. Note that these bits are ignored when reading data register.
		01	
		10	
		11	
D3	Read/Write, R/W	0	Write to selected register.
		1	Read from selected register.
D2-D0	Register Select Bit, RSB3-RSB0	000	Reserved
		001	Offset Register
		010	Gain Register
		011	Configuration Register
		100	Conversion Data Register (Read Only)
		101	Channel-Setup Registers
		110	Reserved
		111	Reserved

FIGURE 4.2

D7(MSB)	D6	D5	D4	D3	D2	D1	D0
1	MC	CSRP2	CSRP1	CSRP0	CC2	CC1	CC0

BIT	NAME	VALUE	FUNCTION
D7	Command Bit, C	0	These commands are invalid if this bit is logic 0.
		1	Must be logic 1 for these commands.
D6	Multiple Conversions, MC	0	Perform fully settled single conversions.
		1	Perform conversions continuously.
D5-D3	Channel-Setup Register Pointer Bits, CSRP	000	These bits are used as pointers to the Channel-Setup registers. Either a single conversion or continuous conversions are performed on the channel setup register pointed to by these bits.
		...	
		111	
D2-D0	Conversion/Calibration Bits, CC2-CC0	000	Normal Conversion
		001	Self-Offset Calibration
		010	Self-Gain Calibration
		011	Reserved
		100	Reserved
		101	System-Offset Calibration
		110	System-Gain Calibration
		111	Reserved

FIGURE 4.3

000001045630

0000100000




FIGURE 4.4

005207 40256360




FIGURE 4.5

005201-10256960




FIGURE 4.6

INTRODUCE A VALUE OF INTENTIONAL OFFSET
INSIDE OF CHOPPER STABILIZED AMPLIFIER
GREATER THAN THE EXPECTED VARIATION IN
AMPLIFIER INPUT OFFSET

IS OUTPUT OFFSET WITHIN THE RANGE OF
EXPECTED OUTPUT OFFSET IF CHOPPER
AMPLIFIER IS WORKING PROPERLY?

1/f NOISE LIKELY TO
EXCEED SPECIFICATION

1/f NOISE IS BEING
ELIMINATED WITHIN
SPECIFICATIONS

FIGURE 5.1

005201-40250300

Thermocouple Application




FIGURE 6.1

Bridge Transducer Application




FIGURE 6.2